

```
-- VHDL CODE FOR ICECUBE
-- N. KITAMURA
-- UNIVERSITY OF WISCONSIN-MADISON
-- SPACE SCIENCE AND ENGINEERING CENTER
--
-- toplevel.VHD
-- 0.00 3/21/2003
--
-- PURPOSE:    Top level code for the flasher board CPLD
--             Target device: XCR3256XL-10TQ144I
--
```

```
-----
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

use work.flash_defs.all;

entity toplevel is
  Port (
    addr      : in std_logic_vector(5 downto 0);
    data      : inout std_logic_vector(7 downto 0);
    nWR       : in std_logic;
    nRD       : in std_logic;
    attn      : out std_logic;
    clock     : in std_logic;

    pre_trig  : in std_logic;
    ncharge   : out std_logic;
    trig      : in std_logic;
    trigger   : out std_logic;

    del_en    : out std_logic_vector(5 downto 0);
    del       : out std_logic_vector(17 downto 0);

    MOSI      : out std_logic;
    MISO      : in std_logic;
    SCLK      : out std_logic;
    nCS       : out std_logic_vector(7 downto 0);

    DQ        : inout std_logic_vector(7 downto 0);
    nPRG      : out std_logic;

    intr      : in std_logic_vector(3 downto 0)
  );
  attribute PULLUP: string;
  attribute PULLUP of intr : signal is "TRUE";
  attribute OPENDRAIN : string;
  attribute OPENDRAIN of DQ : signal is "TRUE";
end toplevel;
```